about
Double the performance per MAC unit in ML accelerators (arxiv.org)
1 point by emacs28 on Nov 25, 2023 | hide | past | pdf | discuss on HN

In plain words: A redesigned 1968 inner-product trick computes dot products without stalling the chip's pipeline, so it runs faster at the same hardware cost and works for every layer built on matrix multiplication. It matches usual throughput with half the multiply-accumulate units.

Abstract · Fast Inner-Product Algorithms and Architectures for Deep Neural Network Accelerators

We introduce a new algorithm called the Free-pipeline Fast Inner Product (FFIP) and its hardware architecture that improve an under-explored fast inner-product algorithm (FIP) proposed by Winograd in 1968. Unlike the unrelated Winograd minimal filtering algorithms for convolutional layers, FIP is applicable to all machine learning (ML) model layers that can mainly decompose to matrix multiplication, including fully-connected, convolutional, recurrent, and attention/transformer layers. We implement FIP for the first time in an ML accelerator then present our FFIP algorithm and generalized architecture which inherently improve FIP's clock frequency and, as a consequence, throughput for a similar hardware cost. Finally, we contribute ML-specific optimizations for the FIP and FFIP algorithms and architectures. We show that FFIP can be seamlessly incorporated into traditional fixed-point systolic array ML accelerators to achieve the same throughput with half the number of multiply-accumulate (MAC) units, or it can double the maximum systolic array size that can fit onto devices with a fixed hardware budget. Our FFIP implementation for non-sparse ML models with 8 to 16-bit fixed-point inputs achieves higher throughput and compute efficiency than the best-in-class prior solutions on the same type of compute platform.

Trevor E. Pogue, Nicola Nicolici
arXiv:2311.12224 · cs.AR, cs.AI, cs.LG, cs.PF · submitted Nov 20, 2023
abstract · pdf · html · Accepted for publication in IEEE Transactions on Computers; Accelerator RTL and compiler source code available for reference here: https://github.com/trevorpogue/algebraic-nnhw

add comment on HN
Also discussed: Nov 2023 (1 point, 0 comments)